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Abstract-- The protection and current flow regulation of high-
voltage direct-current (HVDC) grids requires the deployment of 
additional semiconductor-based equipment including dc circuit 
breakers (DCCBs) and current flow controllers (CFCs). However, 
the inclusion of multiple devices could significantly increase the 
total cost of an HVDC system. To potentially reduce costs, this 
paper presents an innovative multi-function integrated DCCB 
(MF-ICB). The proposed device exhibits a reduced number of 
semiconductor switches and can fully block dc faults at different 
locations while regulating dc currents. The configuration of the 
integrated solution and its operating principle are assessed, with 
its performance being examined in PSCAD/EMTDC using a 
three-terminal HVDC grid. Simulation results demonstrate the 
capability and effectiveness of the MF-ICB to regulate grid 
current and isolate dc faults.     
 
Index Terms--HVDC, protection, current flow regulation. 
I.  INTRODUCTION 
ESHED high-voltage direct-current (HVDC) grids are 
becoming increasingly important for bulk power 
transmission due to their higher transmission capability and 
reliability compared to radial configurations. However, the 
presence of multiple dc lines may require selective protection 
and current flow regulation to prevent line overloading.  
Current flow controllers (CFCs) are semiconductor-based 
devices enabling dc current regulation in meshed HVDC grids. 
Numerous implementations are possible. For instance, a CFC 
based on a controllable variable resistor regulates currents by 
inserting a resistor in series [1]. However, such an approach 
incurs extra power losses and, hence, a large cooling system 
may be needed. Moreover, the direction of current flow cannot 
be changed. To relieve these shortcomings, a CFC based on a 
controllable voltage source (CVS-CFC) regulates dc currents 
by inserting an active (positive or negative) voltage to a dc 
line, enabling the magnitude and direction of the current to be 
modified [2]. By avoiding the use of a resistor, power losses 
are reduced. An ac-coupled CVS-CFC connects one dc line to 
an external ac source using an ac/dc converter linked to an 
isolation transformer [3]. Conversely, a dc-coupled CVS-CFC 
links two dc lines via dc/dc converters connected in series [4], 
[5] or in a series-parallel topology [6]. DC-coupled CFCs 
based on H-bridge modules are arguably the ideal solution for 
current regulation as they do not need an isolation transformer 
and, in addition, require fewer semiconductors [7], [8].  
A number of dc circuit breaker (DCCB) technologies are 
available for dc protection. Resonant DCCBs have a low cost 
as they employ mechanical switches. However, their speed of 
 
S. Wang, W. Ming, W. Liu, C. Li,  C. E. Ugalde-Loo and J. Liang are with 
the School of Engineering, Cardiff University, Cardiff, CF24 3AA (e-mail: 
WangS, MingW, LiuW28, LiC23, Ugalde-LooC, LiangJ1(@cardiff.ac.uk)) 
operation is slow (~60 ms), making them less competitive [9]. 
Solid-state DCCBs can block a fault current within 1 ms; 
however, they exhibit high power losses [10]. This may be 
circumvented by using unidirectional solid-state topologies, 
although losses are much higher than with other types of 
DCCBs [11]. A favorable choice is the use of hybrid DCCBs 
(HCBs), which combine low power losses (~0.1%) and a fast 
speed of operation (2-3 ms) [12]. In an HCB, current is 
conducted through a low-loss bypass branch during normal 
operation. Once a fault occurs, current is commutated to an 
IGBT-based main breaker, which immediately blocks the fault 
current. Different HCBs have been proposed by manufacturers 
[10], [12], [13], but their key features remain the same. 
Although the simultaneous use of DCCBs and CFCs may 
improve the control and protection of an HVDC grid, the 
practical deployment of multiple devices could be prohibitive 
due to the large number of controllable components. For 
instance, a single HCB may use hundreds of IGBTs in its main 
breaker only. It is essential to decrease overall costs to facilitate 
implementation, which may be possible if the number of IGBTs 
used is reduced. Research has been done in this direction. For 
instance, [14] presents a series interline CFC for unidirectional 
current flow control, whereas [15], [16] incorporate a current 
regulation function into an HCB to avoid including extra CFCs. 
In [17], unidirectional HCBs with half the number of IGBTs are 
considered to block faults in a single direction, while a 
commutation-based HCB with an additional diode bridge has 
been proposed [13]. An alternative is the implementation of an 
H-bridge-based HCB with additional bypass branches but fewer 
IGBTs [18]. The number of IGBTs within an HCB can be also 
reduced by coordinating the protection strategy between 
converters and HCBs to suppress fault currents [19].  
Another option to reduce costs is the use of integrated circuit 
breakers (ICBs), where IGBTs are shared between components 
to protect multiple dc nodes. ICBs can reduce the IGBT count 
by 25 to 50% by sharing several reduced-size main breakers 
[20], [21]. In [22], an ICB topology termed dc switchyard is 
designed to provide both primary and backup protection with a 
reduced number of main breakers. The number of IGBTs can be 
further decreased by either sharing a unidirectional main 
breaker [23] or by using bridged current commutation circuits 
[24]. Alternatively, strings of thyristors can be used within an 
ICB to replace several IGBT-based main breakers [25], [26].    
Although the previously discussed alternatives add insight to 
the design of cost-saving DCCBs, a multi-objective integrated 
device for dc grid protection and current flow regulation with a 
reduced number of semiconductor switches is yet to be 
developed. To bridge such gap, this paper presents a multi-
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function ICB (MF-ICB) offering the following features and 
benefits: full protection from dc faults at different dc lines, 
converter terminals and dc buses; current control capability; and 
significant reduction of the IGBT count. It is shown that the 
installation of a single MF-ICB to connect several dc nodes is a 
cost-effective option preventing the use of multiple devices. For 
completeness, the concept and structure of the MF-ICB, its 
operating principle, a mathematical analysis, a comparison with 
other solutions, and simulation studies are provided in the paper.  
II.  CONCEPTUAL DESCRIPTION OF AN MF-ICB     
A.  Conventional DC Protection and Current Regulation 
A typical solution for dc grid protection and current 
regulation relies on separate DCCBs and CFCs placed at 
different dc nodes. Fig. 1 shows the schematic of an HCB. It 
consists of a bidirectional main breaker (BMB), a bypass 
branch, and associated elements including a current limiting 
reactor (CLR) and a residual circuit breaker (RCB) [27]. Under 
normal conditions, the current will flow through the bypass 
branch only. This branch has an IGBT-based load commutation 
switch (LCS) and a mechanical ultrafast disconnector (UFD). 
The LCS may include 9 IGBTs connected as a 3×3 matrix [28]; 
hence, power losses will be very low. Once a fault occurs, the 
LCS immediately opens to commutate the current to the BMB. 
The UFD will then open after a delay of 2-2.5 ms [27]. The 
BMB is based on a significant number of IGBTs (>100) and, 
thus, can turn off immediately following the opening of the 
UFD. Finally, the RCB is opened to physically isolate the fault.   
Fig. 2 shows a schematic of a dc-coupled CFC. It has two H-
bridge converters and a dc capacitor. One converter regulates 
the dc line current (i1) by injecting an adjustable voltage (u01), 
while the other regulates the voltage across the capacitor [7].  
Fig. 3 shows the deployment of multiple HCBs and CFCs to 
concurrently protect a dc grid and regulate current flow. For a 
dc bus with n nodes, n HCBs will be needed (one at each node). 
If the current through k nodes needs to be controlled, k CFCs 
will be need. Since both devices are based on IGBTs, such an 
approach considerably increases the overall cost of the solution. 
B.  MF-ICB Solution  
The MF-ICB topology shown in Fig. 4 may be adopted to 
reduce the IGBT count and to provide an integrated solution for 
dc protection and current flow regulation. It consists of a single 
bridge-type BMB and several bypass branches based on UFDs 
and two different types of LCSs. Compared to the solution 
shown in Fig. 3, an MF-ICB offers three main advantages:  
1. The BMB is shared to protect different nodes. This will 
significantly reduce the cost of the protection system.  
2. Within the BMB and LCS units at the lower bypass branches, 
the bridge-based one-IGBT-four-diode units (see bottom of 
Fig. 4) requires half the number of IGBTs compared to the 
anti-series connected two-IGBT-two-diode units used in 
HCBs (see Fig. 1). Since the cost of a diode is around 10 
times less than the cost of an IGBT [13], the adoption of one-
IGBT-four-diode units will not greatly affect the overall cost. 
3. The CFC units are integrated to the upper bypass branches of 
the MF-ICB (CFC-LCS modules) for current flow regulation. 
This further reduces costs as no separate CFC is needed. 
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Fig. 1. Conventional HCB.  
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Fig.2. Conventional dc-coupled CFC.  
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Fig. 3. Conventional solution using multiple HCBs and CFCs. 
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Fig. 4. Structure of an MF-ICB.  
Table I compares the total component count for an MF-ICB 
and a conventional solution based on separate HCBs and CFCs. 
The number of devices for the conventional solution depends on 
the number of connected dc nodes n and dc lines with current 
regulation k, which increases as n and k, in turn, increase. 
However, since an MF-ICB does not require external CFCs, a 
single BMB is needed. The main shortcoming is that an MF-
ICB requires additional bypass branches. However, the UFDs in 
these branches are mechanical components and their cost is 
lower compared to that of the main breakers. Also, the LCSs in 
the bypass branches have a low voltage rating and, thus, will not 
considerably increase the cost. A more detailed comparison on 
the cost of the different solutions is given in Section IV.   
TABLE I 
COMPARISON BETWEEN CONVENTIONAL SOLUTION AND MF-ICB 
Components Conventional 
solution MF-ICB 
CFC  k 0 
DCCB n 1 
Main breakers n 1 
Bypass branches n  2n-2 
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III.  OPERATING PRINCIPLE OF AN MF-ICB 
A.  Operation of CFC-LCS Modules for Current Regulation 
To facilitate the description of the operating principle of an 
MF-ICB, a three-node device is used for simplicity (see Fig. 5). 
It is assumed that nodes N1 and N2 are connected to dc lines and 
node N0 is connected to a converter. The operating principle for 
an n-node MF-ICB can be extended from this topology.   
Under a no-fault condition, the MF-ICB regulates dc line 
current using the CFC-LCS modules in its upper bypass 
branches LCSA1 and LCSA2. At the lower bypass branches, 
LCSB1 and LCSB2 must be open to prevent the CFC-LCS 
modules from being bypassed. The bridge-type BMB can stay 
closed and no leakage current will flow through it as LCSB1 and 
LCSB2 are open. This is different to a conventional HCB, whose 
main breaker should remain open during no-fault conditions to 
prevent leakage current. All UFDs (see Fig. 5) can stay closed.  
Fig. 6 shows the operating modes of the CFC-LCS modules: 
buck and boost. The IGBTs highlighted in red switch for pulse-
width modulation (PWM), whereas those in black remain closed 
and those in grey are open. If the modules operate in buck 
mode, a PWM signal will be sent to Q11, Q12, Q21 and Q22 (see 
Fig. 6(a)). If Q11 and Q21 are ‘on’, Q12 and Q22 must be ‘off’ and 
vice versa. IGBTs Q13 and Q24 are always closed. When Q11 and 
Q21 are ‘on’, the current flowing through the capacitor (��) is: �௖ሺݐሻ = �଴ሺݐሻ − �ଵሺݐሻ                                  (1) 
where �଴  and  �ଵ  are the currents at nodes N0 and N1, 
respectively. Similarly, when Q12 and Q22 are ‘on’, �௖ = −�ଵ. 
The capacitor voltage uc is maintained constant in steady-
state and the energy stored in the capacitor is balanced. Thus, 
the average current through the capacitor (�௖,௔௩௥) is zero within 
one PWM cycle. The following relations can be established:  �௖,௔௩௥ = ଵ் ∫ �௖ሺݐሻ଴் ݀ݐ = [௜బሺ௧ሻ−௜భሺ௧ሻ]×஽்−௜భሺ௧ሻሺଵ−஽ሻ×்் = Ͳ  (2) �ଵሺݐሻ = �଴ሺݐሻ × ܦ                                    (3) �ଶሺݐሻ = �଴ሺݐሻ × ሺͳ − ܦሻ                               (4) 
where T is the duration of one PWM cycle, D is the duty ratio 
and �ଶ is the current at N2. By adjusting D, �ଵሺݐሻ and �ଶሺݐሻ can 
be regulated, as shown in (4). However, D has a value between 
0 and 1 and, thus, �ଵሺݐሻ and �ଶሺݐሻ will have a lower magnitude 
than the converter current �଴ሺݐሻ for buck mode operation.  
A dc line current higher than �଴ሺݐሻ  is achieved when the 
CFC-LCS modules operate in boost mode. This is shown in Fig. 
6(b). The PWM signal is sent to Q13 and Q14. When Q13 is ‘on’, �௖ሺݐሻ, �଴ሺݐሻ and �ଵሺݐሻ have the same relationship given in (1). 
When Q14 is ‘on’, �௖ሺݐሻ = �ଵሺݐሻ. The currents are given as:  
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Fig 5. MF-ICB operating in non-fault condition.  
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Fig. 6. Operating modes of the CFC. 
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Fig. 7. Control of CFC modules. �௖,௔௩௥ = [௜బሺ௧ሻ−௜భሺ௧ሻ]ሺଵ−஽ሻ்−௜బሺ௧ሻ஽்் = Ͳ                 (5) �ଵሺݐሻ = ௜బሺ௧ሻଵ−஽                                           (6) �ଶሺݐሻ = −஽×௜బሺ௧ሻଵ−஽                                      (7) 
where the magnitudes of �ଵሺݐሻ and �ଶሺݐሻ can be higher than that 
of �଴ሺݐሻ. Therefore, by shifting between boost and buck modes, 
the CFC-LCS modules can flexibly regulate a dc line current. 
Fig. 7 shows the control diagram of the CFC-LCS modules. 
The targeted current (�௠௘௔௦) is regulated to its reference value ሺ�௥௘௙ሻ with a PI controller. This generates a reference capacitor 
voltage ሺ�௖_௥௘௙ሻ. The capacitor voltage ሺ�௖ሻ is regulated using 
another PI structure. The generated PWM signals are then sent 
to the IGBTs within the CFC-LCS modules.  
It is worth mentioning that for current flow regulation in 
general, it is not possible to control all nodes’ currents in a dc 
grid as at least the current at one node must remain uncontrolled 
to balance the current changes in other current-controlled nodes. 
For the 3-node MF-ICB presented in this paper, the current at 
one dc line can be controlled at a specific time only, while other 
currents remain uncontrolled to balance any current changes.  
For a practical application, the number of current-controlled 
dc lines should be selected based on the demands for current 
regulation within a dc system. For example, if a single dc line is 
likely to be overloaded during operation, ensuring such a dc line 
is current-controllable only would be adequate. Additional 
current-controlled dc lines could be incorporated if extra 
flexibility for current flow regulation is required or if other lines 
could become overloaded following changes in the dc system. 
However, a well-designed dc system should arguably have a 
small number of dc lines exposed to overloading only and, 
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hence, few current-controlled dc lines should be sufficient to 
guarantee the safe operation of the system. Adding more than 
the required current-controlled dc lines would make power flow 
management of a dc system unnecessarily complex. In addition, 
more CFC-LCS modules would be needed rather than the 
bridge-based one-IGBT-four-diode LCS units. This would 
inevitably increase the cost of an MF-ICB. 
B.  MF-ICB Operation for Protection  
The priority of the MF-ICB following a dc fault is protection 
and it should act to isolate the fault. Consider a fault occurring 
at the line end connected to N2. The currents will feed into N2 
via the other dc nodes, N0 and N1, as shown in Fig. 8. The MF-
ICB will immediately open its LCS at the upper bypass branch 
(LCSA2) connected to the faulty line (N2), while it will close 
the corresponding LCS at the lower bypass branch (LCSB2, see 
Fig. 8(a)). The right-hand side IGBTs within LCSA1 at the 
upper bypass branch connected to the healthy node N1 will 
remain closed to provide a path for the fault currents, while 
the left-hand side IGBTs are opened. This prevents the 
capacitor within the CFC-LCS modules from discharging and 
further contributing to the fault current. At the same time, 
LCSB1 will remain open. This way, the fault current can be 
fully commutated to the BMB. The operating time of all LCSs 
is within 250 µs due to the fast opening and closing of IGBTs.  
UFDA1
LCSB2
UFDB1
LCSB
1
UFDB2
A
B
UFDA
2
LCSA2
LCSA1
N1 N2 N0
close
open
UFDA
1
LCSB2
UFDB
1
LCSB
1
UFDB2
A
B
UFDA
2
LCSA2LCSA1
N1 N2 N0
open
open
UFDA1
LCSB2
UFDB
1
LCSB1
UFDB2
A
B
UFDA2
LCSA2
LCSA1
N1 N2 N0
open
(a) (b)
(c)
Fig. 8. Operating sequence for isolating a dc line fault. 
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Fig. 9. Operating sequence for isolating a converter fault. 
The next step is to open the UFDs associated with the 
opened LCSs (in this case, UFDA2 and UFDB1), as shown in 
Fig. 8(b). As in an HCB, the opening time of UFDs is 
relatively long (≈2 ms). Once the UFDs open, the bridge-type 
BMB can also open to block the fault current and the fault 
energy will be absorbed by the surge arresters, as shown in Fig. 
8(c). The current flowing through the healthy circuits can be 
then restored. In addition, the mechanical circuit breaker next 
to N2 can be closed to physically disconnect the faulty circuit 
in the same way as RCBs operate in HCBs.  
Note: The opening of the mechanical circuit breaker at the 
faulty circuit allows the recovery of the BMB and its 
corresponding UFDs and LCSs to the pre-fault status shown in 
Fig. 5. For an MF-ICB connected to more than three lines, this 
would enable the device to continue to protect healthy circuits 
after isolating a fault at a given dc line. The BMB, LCSs and 
UFDs connected to the healthy circuits would follow the same 
procedure as described in this section to isolate a second fault 
if this were to occur. However, if the second fault were to 
happen immediately after the mechanical circuit breaker opens, 
the surge arrester of the BMB would exhibit a very high 
temperature when absorbing the fault energy as it would not 
have enough time to cool down following the first fault event.  
If a second fault were to happen prior to the opening of the 
mechanical switch at the first faulty node, it would not be 
successfully blocked as the BMB, UFDs and LCSs within the 
MF-ICB would not have been recovered to a pre-fault status. 
Although this issue deserves additional investigation, it falls 
out of the scope of this paper. 
When a fault happens at the dc converter side (N0), the 
operating sequence is slightly different. This is shown in Fig 9. 
To be able to commutate the fault current to the bridge-type 
BMB, the CFC-LCS modules at the upper bypass branches 
should be fully opened, while the conventional LCSs at lower 
bypass branches should be simultaneously closed (Fig. 9(a)). 
The UFDs at the upper bypass branches will also be opened 
(see Fig. 9(b)). The bridge-type BMB can then block the fault 
current, as shown in Fig. 9(c), and the current will flow 
between healthy nodes. The mechanical switch at the faulty 
converter connected node (N0) should be open (see Fig. 9(d)). 
To restore the CFC function and to recover the MF-ICB for 
the protection of the remaining healthy circuits, the CFC-LCSs 
at the upper bypass branches should re-close, while the LCSs 
at the lower bypass branches should open. The BMB should 
be re-closed. 
It should be noticed that the restoration of the CFC function 
is not necessary for the three-node example in Fig. 5. Given that 
one node is isolated, the current flowing through the remaining 
two nodes is identical. However, for more than three nodes, the 
last step should be adopted to enable current regulation in 
multiple healthy circuits. It is also worth to note that the CFC 
capability of an MF-ICB can be recovered for a dc line fault if it 
does not happen at the line connected to the CFC-LCS modules. 
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Fig. 10. Isolating an internal fault.  
An internal bus fault within the MF-ICB is unlikely as the 
components can be air or gas-insulated in an HVDC substation 
[29]. However, it is still desirable to consider such faults when 
designing a DCCB. An MF-ICB can provide protection for an 
internal bus, as shown in Fig. 10. If a bus fault occurs at point 
A, both the LCSs and UFDs at the upper bypass branches need 
to be opened while the LCSs at the lower bypass branches 
need to be closed to commutate the fault current to the BMB 
(see Fig. 10(a)). The BMB can then open to block the fault 
current contributed from N1 and N2. To interrupt the current 
fed from N0, the VSC connected to N0 should also be blocked 
and the circuit breakers at the VSC’s ac side can be opened. 
After fault isolation, the currents at N1 and N2 are restored.  
For a fault at point B, currents will flow through the upper 
bypass branches and the BMB only; thus, no commutation is 
needed. However, UFDs at the lower bypass branches must be 
opened prior to turning off the BMB. This is to let the UFDs 
withstand the high voltage across the MF-ICB after opening 
the BMB. Currents between nodes will be restored after the 
BMB opens. The current flow function will be also recovered. 
The operating speed of an MF-ICB is similar to that of a 
conventional HCB as its LCSs or UFDs act simultaneously 
and, hence, no extra delays are incurred. In the event of a bus 
fault at point B, the operating speed of the MF-ICB is even 
slightly faster as no current commutation is needed. Another 
advantage exhibited by the MF-ICB is that the current flowing 
through different nodes following a bus fault can be partially 
or fully recovered after fault isolation. This is not possible for 
HCBs as they must be blocked to prevent current flow through 
all dc nodes connected to the bus to feed the faulty point. 
The operating sequences of an MF-ICB for fault isolation at 
different locations are summarized in Table II. It should be 
noted that these sequences change depending on the type and 
location of the fault. For instance, for Step 1, different LCSs 
need to act to ensure that all node currents flow through the 
main breaker—failure to do so would lead to the currents 
bypassing the main breaker, which, in turn, would not be able 
to successfully block fault currents in Step 3.  
Consequently, in Step 2, different UFDs will need to be 
opened to withstand the high voltage transient during the 
blocking of fault current and, hence, to protect the fully 
opened LCSs. The main breaker can then open to block a fault 
current in Step 3. This applies for all types of fault. The last 
step, Step 4, is to restore the currents at the remaining healthy 
circuits while keeping the fault blocked by means of the 
mechanical switch at a faulty node (for dc line and converter 
faults) or by the opened main breaker and UFDs (for internal 
bus faults).  
IV.  ANALYSIS AND COMPARISON  
A.  Rating of Components  
The rating of components within an MF-ICB is determined 
by the protection requirements rather than those for current 
flow regulation. An MF-ICB should withstand a maximum 
current and voltage during different fault events. The most 
severe condition is a solid internal bus fault at point B. This 
causes a maximum fault current flowing through the bridge-
type BMB. Taking the bus fault in Fig. 10(b) as an example, 
the currents at all nodes will flow through the BMB, while for 
dc line or converter faults, current is fed by two nodes only. 
Therefore, if an MF-ICB can block a fault at bus B, it should 
be capable to block other types of faults.   
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Fig. 11. Equivalent circuits of a fault at N2.  
TABLE II 
OPERATING SEQUENCES FOR PROTECTION AND RATIONALE BEHIND EACH STEP 
Steps 
Components acting (different locations) 
Reason 
Line Converter Internal A Internal B 
1.LCS action Open LCSA1 
(left-hand side 
IGBTs)
 
Open LCSA2 
Close LCSB2  
Open LCSA1 
Open LCSA2 
Close LCSB1  
Close LCSB2    
Open LCSA1 
Open LCSA2 
Close LCSB1  
Close LCSB2    
Open LCSA1 (left-
hand side IGBTs) 
Open LCSA2 (left-
hand side IGBTs)  
To ensure all currents to flow 
through the main breaker (i.e. no 
current bypassing the main 
breaker). 
2. UFD action Open UFDA2 
Open UFDB1 
Open UFDA2 
Open UFDA1 
Open UFDA2  
Open UFDA1 
Open UFDA2 
 
Open UFDB1 
To withstand the high voltage 
transient when the main breaker 
opens to block a fault current.  
3. BMB 
action 
Open main breaker To fully block the fault current.   
4. Recovery  Mechanical 
switch at N1 
open; other 
components 
recovered to 
pre-fault status 
Mechanical 
switch at N0 
open; other 
components 
recovered to 
pre-fault status 
Main breaker and 
opened UFDs 
stays open; other 
components 
recovered to pre-
fault status 
Main breaker and 
opened UFDs 
stays open; other 
components 
recovered to pre-
fault status 
To restore the currents at healthy 
nodes.  
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Let us assume that the MF-ICB starts its protection 
sequence when the total fault current exceeds 1.5 times the 
rated current (�௥௔௧௘ௗ). The left-hand side IGBTs within LCSA1 
and LCSA2 will immediately open, as shown in Fig. 10(b), 
while the UFDs at the lower bypass branches (UFDB1 and 
UFDB2) will take several milliseconds to open. During this 
period, the magnitude of the fault current through the BMB, 
UFDA1, UFDA2, and the closed IGBTs within LCSA1 and LCSA2 
will keep increasing. The equivalent circuits of the MF-ICB 
during this period are shown in Fig. 11, where L0, L1 and L2 are 
the inductances of the current limiting reactors at the different 
nodes; Leq0, Leq1, Leq2 and Ceq0, Ceq1, Ceq2 the inductances and 
capacitances of a connected dc network; and Ufwd and RBMB the 
total forward voltage drop and resistances of IGBTs and diodes 
of the BMB. Since the LCSs have significantly fewer 
semiconductor switches compared to the BMB, their forward 
voltage drop and resistance are negligible. Since the capacitor of 
the CFC-LCS modules is blocked, it is not shown in Fig. 11. 
The voltage at point A can be calculated as: ݑ஺ሺݐሻ = �୆୑୆�஻ሺݐሻ + �௙௪ௗ                            (8) ݑ஺ሺݐሻ = ሺܮଶ + ܮ௘௤ଶሻ ௗ௜మሺ௧ሻௗ௧ + ݑଶሺݐሻ                (9) ݑ஺ሺݐሻ = ሺܮଵ + ܮ௘௤ଵሻ ௗ௜భሺ௧ሻௗ௧ + ݑଵሺݐሻ                (10) ݑ஺ሺݐሻ = ሺܮ଴ + ܮ௘௤଴ሻ ௗ௜బሺ௧ሻௗ௧ + ݑ଴ሺݐሻ                (11) 
The MF-ICB must be able to withstand a maximum fault 
current, which will be reached only if all voltages of the healthy 
circuits are around the dc rated voltage (�௥௔௧௘ௗ ) before the 
UFDs start to act: ݑଵሺݐሻ = ݑଶሺݐሻ = ݑ଴ሺݐሻ = �௥௔௧௘ௗ               (12) 
The currents at point A have the following relationship:  
 
ௗ௜బሺ௧ሻௗ௧ + ௗ௜భሺ௧ሻௗ௧ + ௗ௜మሺ௧ሻௗ௧ + ௗ௜ಳሺ௧ሻௗ௧ = Ͳ               (13) 
The current at point B (�஻) is given by combining (8)-(13):  �஻ = ͳ.ͷ�௥௔௧௘ௗ + ௎ೝೌ೟೐೏ −௎೑�೏ ோBMB [ͳ − ݁−ೃBMBಽhlthy ×ሺ௧భ−௧బሻ]     (14) 
where ݐ௢ is the time when the UFDs start to act and ݐଵ is the 
time when the UFDs are fully opened. The initial magnitude 
of the current is ͳ.ͷ�௥௔௧௘ௗ as the MF-ICB starts to operate 
when the fault current exceeds 1.5 times the rated current. The 
total susceptance of the healthy circuits ͳ Lhlthy⁄  is given by 
 
ଵ௅ℎ�೟ℎ� = ଵሺ௅బ+௅೐೜బሻ + ଵሺ௅భ+௅೐೜భሻ + ଵሺ௅మ+௅೐೜మሻ                 (15) 
The forward voltage drop �௙௪ௗ is negligible compared to 
the system voltage �௥௔௧௘ௗ. Since ܮhlthy is considerably larger 
than �୆୑୆, (14) can be further simplified to  �஻ = ͳ.ͷ�௥௔௧௘ௗ + ௎ೝೌ೟೐೏ ௅ℎ�೟ℎ� × ሺݐଵ − ݐ଴ሻ                    (16) 
This implies that the current rating of the bridge-type BMB of 
an MF-ICB should be no less than �஻ to block a dc bus fault.  
Although (16) was derived for a three-node MF-ICB, it can 
be modified for a generic MF-ICB with n nodes. In this case,  ଵ௅ℎ�೟ℎ�_೙_೙೚೏೐ = ∑ ଵሺ௅ೕ+௅೐೜ೕሻ௡−ଵ௝=଴                  (17) 
Equation (16) would be modified to  �஻ = ͳ.ͷ�௥௔௧௘ௗ + ௎ೝೌ೟೐೏ ௅ℎ�೟ℎ�_೙_೙೚೏೐ × ሺݐଵ − ݐ଴ሻ             (18) 
The current rating of the LCS and UFD at an arbitrary node j 
should be no less than �௕�௣௔௦௦,௝. Thus, �௕�௣௔௦௦,௝ = ͳ.ͷ�௥௔௧௘ௗ + ଵሺ௅ೕ+௅೐೜ೕሻ × ௎ೝೌ೟೐೏ ௅hlthy_౤_౤౥ౚ౛ ሺݐଵ − ݐ଴ሻ (19) 
The previous expression is obtained by considering the 
worst scenario when the initial current ሺͳ.ͷ�௥௔௧௘ௗሻ is entirely 
contributed by node j. The total inductance at all nodes would 
be the same (i.e. ܮ଴ + ܮ௘௤଴ = ܮଵ + ܮ௘௤ଵ = ⋯ = ܮ௡ + ܮ௘௤௡ ). 
Given that the current rising at all nodes connected to the bus 
will be the same, (19) can be then further simplified to   �௕�௣௔௦௦,௝ = ͳ.ͷ�௥௔௧௘ௗ + ௎ೝೌ೟೐೏ ሺ௅ೕ+௅೐೜ೕሻ × ሺݐଵ − ݐ଴ሻ       (20) 
If the total inductance at the nodes is not identical (i.e. 
different ܮ௝ + ܮ௘௤௝), the maximum current exhibited by LCSs 
and UFDs at different bypass branches would be different. 
According to (19), the larger ሺܮ௝ + ܮ௘௤௝ሻ  is, the smaller �௕�௣௔௦௦,௝  would be and, hence, an LCS and an UFD with a 
smaller current rating could be selected. Conversely, for a 
smaller value of ሺܮ௝ + ܮ௘௤௝ሻ , both the LCS and the UFD 
would require a higher current rating.    
The voltage ratings of the BMB (�஻ெ஻) and UFDs (�௎�஽) 
are determined by the peak voltage during the fault blocking. 
The peak voltage is, in turn, determined from the rating of 
associated surge arresters, which is typically selected as 1.5 
times the dc system rating (ͳ.ͷ�௥௔௧௘ௗ ) [27]. Hence,  �஻ = �௎�஽ = ͳ.ͷ�௥௔௧௘ௗ                    (21) 
The voltage rating of LCSs (�௅஼ௌ ) is much smaller than ͳ.ͷ�௥௔௧௘ௗ . It only needs to exceed the voltage drop across the 
bridge-type BMB for current commutation:  �୐େS = �஻ × �஻ெ஻ + �௙௪ௗ                      (22) 
B.  Reduction of IGBTs  
The MF-ICB device is compared with a conventional 
solution employing separate HCBs and CFCs by calculating 
the total number of IGBTs for each approach. For an MF-ICB 
with n nodes and k current-controlled dc lines, the total 
number of IGBTs (ܯெ�) is:  ܯெ� = ܯ஻ெ஻ + ܯ௅஼ௌఈ + ܯ௅஼ௌఉ              (23) 
where ܯ஻ெ஻ , ܯ௅஼ௌఈ  and ܯ௅஼ௌఉ  are the IGBTs in the bridge-
type BMB, CFC-LCS modules, and other LCSs, respectively. 
Equation (23) can be expanded as:      ܯெ� = ܿ݁�݈ ( ூಳூ೔೒್೟) × ܿ݁�݈ (ଵ.ହ௎ೝೌ೟೐೏௎೔೒್೟ ) +  ሺଶ௡+଺௞−ଶ௡ ሻ × ܿ݁�݈ (ூ್�೛ೌೞೞூ೔೒್೟ ) × ܿ݁�݈ ( ௎ಽ಴ೄ௎೔೒್೟)     (24) 
where � ≥ ͵and � ≥ ሺʹ݇ + ͳሻ, �௜௚௕௧  and �௜௚௕௧  are the current 
and voltage ratings of a single IGBT, and function ′ܿ݁�݈′ 
rounds the elements up to the nearest integer.  
 Similarly, the total number of IGBTs for the conventional 
solution (ܯ஼ௌ) is calculated as:  ܯ஼ௌ = ʹ × ∑ [ܿ݁�݈ (ூ�಴ಳಾಳ,ೕூ೔೒್೟ ) × ܿ݁�݈ (ଵ.ହ௎ೝೌ೟೐೏௎೔೒್೟ ) +௡௝=ଵܿ݁�݈ (ଵ.ହூೝೌ೟೐೏ ூ೔೒್೟ ) × ܿ݁�݈ (௎ಽ಴ೄ,�಴ಳೕ௎೔೒್೟ )] + 8 ×∑ [ܿ݁�݈ (ூ�಴ಳಾಳ,ℎூ೔೒್೟ ) × ܿ݁�݈ (଴.଴ହ௎ೝೌ೟೐೏௎೔೒್೟ )]௞ℎ=ଵ                          (25) 
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where �ு஼஻ெ஻,ℎ is the current rating of the main breakers of the 
HCBs. The term Ͳ.Ͳͷ�௥௔௧௘ௗ is the voltage rating of the CFC-LCS modules, which is 5% of the dc system’s voltage [2]. 
TABLE II 
COMPARISON OF THE NUMBER OF IGBTS FOR DIFFERENT N AND K   
Number of nodes 
(n) and controlled 
dc lines (k) 
IGBT 
number for 
MF-ICB 
IGBT number for 
conventional 
solution 
IGBT 
reduction in 
MF-ICB 
n = 3; k = 1 1032 3156 2124 
n = 4; k = 1 1372 4160 2788 
n = 5; k = 1 1712 5164 3452 
n = 5; k = 2 1730 5308 3578 
n = 7; k = 2 2243 7316 5073 
n = 7; k = 3 2261 7460 5199 
n = 10; k = 2 3096 10328 7232 
n = 10; k = 3 3114 10472 7358 
A case study is undertaken considering DCCB ratings of 500 
kV and 3 kA. IGBT 5SNA 3000K452300s is used. It can 
withstand a voltage of 4.5 kV and a current of 6 kA in transient 
conditions [30]. The total inductance at each node is assumed to 
be 0.1 H ሺܮ଴ + ܮ௘௤଴ሻ. Results are summarized in Table II. 
As it can be observed in Table II, for n = 3 and k = 1, an MF-
ICB needs 1032 IGBTs only, while the conventional solution 
requires 3156 IGBTs instead—2124 additional IGBTs (67.3%). 
The increase in the number of IGBTs for a conventional 
arrangement will be more significant as n increases (i.e. 600+ 
more IGBTs per n), as more dc lines will share a single bridge-
type BMB instead of using an individual HCB at each node.  
Moreover, the increase in the number of devices will also be 
apparent if k is larger (i.e. 100+ IGBTs more per k), as only 
CFC-LCS modules are included in an MF-ICB instead of 
incorporating separate CFCs. For instance, the MF-ICB reduces 
the IGBT count by 70.3% (7358) for a 10-node bus with 3 
current-controlled dc lines.  
C.  Cost Considerations  
For this exercise, the following costs per component are 
assumed: ܥ௜௚௕௧  for an IGBT, ܥௗ for a diode, and ܥ௨௙ௗ  for a 
UFD. The total cost of an MF-ICB is thus given as: ܥெ� = ܯெ� × ܥ௜௚௕௧ + ሺʹ� − ʹሻ × ܥ௨௙ௗ  + [Ͷ × ሺܯ஻ெ஻ + ܯ௅஼ௌఈሻ + ܯ௅஼ௌఉ] × ܥௗ        (26) 
Notice that (26) considers 4 diodes per IGBT in a bridge-type 
BMB and LCSs, while those in CFC-LCS modules have one 
diode each. The total number of UFDs is ሺʹ� − ʹሻ. The total 
cost for the conventional solution is given by: ܥ஼ௌ = ܯ஼ௌ × ሺܥ௜௚௕௧ + ܥௗሻ + � × ܥ௨௙ௗ        (27) 
where one diode is associated to each IGBT. 
A sensitivity analysis is performed to compare the cost of 
both solutions by modifying the cost of a UFD. The cost of a 
diode is set to Ͳ.ͳܥ௜௚௕௧  [13]. Given that UFDs are mechanical 
components, their cost should be low. Thus, ܥ௨௙ௗ is assumed to 
be in the range of ͷܥ௜௚௕௧  to ͳͲͲܥ௜௚௕௧ . Fig. 12 shows the ratio 
between the cost of an MF-ICB and that of the conventional 
approach (C୑F/ܥ஼ௌ) against the value of ܥ௨௙ௗ . This ratio is 
used to effectively show the cost saving of the MF-ICB. As it 
can be observed, the ratio changes from 0.42 to around 0.5 for 
different ܥ௨௙ௗ, n and k. This indicates that the cost of an MF-
ICB is around 42-50% of the cost of conventional solution. In 
addition, for lower values of ܥ௨௙ௗ, the ratio is also smaller and, 
thus, the cost reduction afforded by the MF-ICB is greater. 
This occurs as an MF-ICB reduces the number of IGBTs at the 
expense of using additional bypass branches (UFDs and 
LCSs); however, these branches do not significantly 
contribute to the total cost as the price of a UFD is 
significantly less than that of an IGBT, as discussed.     
A similar sensitivity study is done when the value of ܥௗ 
changes from Ͳ.Ͳͷܥ௜௚௕௧ to Ͳ.8ܥ௜௚௕௧. The value of ܥ௨௙ௗ is kept 
as 50 times that of ܥ௜௚௕௧  (i.e. ܥ௨௙ௗ = ͷͲܥ௜௚௕௧ ). Results are 
given in Fig. 13. As it can be observed, the ratio C୑F/ܥ஼ௌ 
increases with an increase of ܥௗ,which implies that the MF-
ICB will have a reduced cost compared to the conventional 
solution. This occurs as one-IGBT-four-diode units are mainly 
adopted in an MF-ICB while two-IGBT-two-diode units are 
used in the conventional approach. Notably, even if ܥௗ 
increases to a value Ͳ.8ܥ௜௚௕௧ , the cost of an MF-ICB is still 
about 76% of the cost of a conventional solution for different 
values of n and k—although ܥd will be typically low (0.1ܥ௜௚௕௧), 
translating to a ratio C୑F/ܥ஼ௌ of around 0.43.  
 
Fig.12. Impact of changing ܥ௨௙ௗ  on the cost ratio ܥெ�/ܥ஼ௌ.  
 
Fig. 13. Impact of changing ܥௗ  on the cost ratio ܥெ�/ܥ஼ௌ. 
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Fig. 14. Test system and current convention of the MF-ICB at VSC0. 
TABLE III 
SYSTEM PARAMETER 
Component    Parameter/control setting  
DC line (per 50 km) R = 0.57 Ω; C = 0.615 μF; L = 0.04678 H   
VSC0 Droop gain: ‒0.05 kV/kA; current reference: 
2 kA; voltage reference:500 kV 
VSC1 Droop gain: ‒0.05 kV/kA; current reference: 
1 kA; voltage reference:500 kV 
VSC2 Droop gain: ‒0.05 kV/kA; current reference:  ‒2 kA; voltage reference:500 kV 
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V.  SIMULATION STUDIES   
Simulations are performed to verify the effectiveness of an 
MF-ICB to provide dc protection and current regulation. A 
three-terminal HVDC grid with an MF-ICB located at each 
terminal is adopted as a test system, as shown in Fig. 14. The dc 
system is rated at 500 kV. Overhead lines are considered and 
modeled as lumped π sections. All VSCs operate under voltage 
droop control [31], with relevant parameters given in Table III. 
To clearly show the performance of the MF-ICB, the focus is 
on the unit located at the dc terminal of VSC0 (MF-ICB0).  
A.  Current Regulation at OHL01  
The performance of MF-ICB0 is assessed when regulating 
current I01 flowing through overhead line OHL01. Simulation 
results are given in Fig. 15. Prior to current flow regulation 
being enabled, currents at OHL01, OHL02 (I02) OHL12 (I12) are 
determined by the dc line resistances and the VSCs’ 
controllers. At 3 s, MF-ICB0 starts regulating I01 to 1.5 kA and 
this value is reached after 1 s. I02 almost reduces to zero due to 
the increase in I01. I12 barely changes as OHL12 is not directly 
connected to MF-ICB0 and, hence, the control of MF-ICB0 
will have less impact on I12. At 7 s, I01 is required to change 
from 1.5 to ‒1 kA to assess current flow reversal. When I01 
reaches 0 kA at 8 s, the operation of the CFC modules changes 
from buck to boost mode and, subsequently, the current is 
reversed. At ≈9 s, I01 is successfully regulated to ‒1 kA.  
Fig. 15 also shows the voltage across the dc capacitor. As it 
can be observed, the voltage varies accordingly to regulate I01 
to different values. However, the magnitude of the change in 
voltage is considerably small compared to the dc system rating 
(500 kV)—up to 20 kV only in the transient regime. 
1.5 kA
    kA
Buck to 
boost
Enable
Ref. change
 
Fig. 15. Current flow regulation for OHL01. 
 
Fig. 16. Current, voltage and energy of the bridge-type BMB. 
 
Fig. 17. LCS current, UFD and node voltage.  
B.  Isolating a Fault at N0  
A second test is undertaken to evaluate the use of MF-ICB0 
to block a solid fault at node N0. The fault is applied at 5 s and 
it is detected in 0.5 ms; MF-ICB0 then starts blocking the fault 
following the sequence illustrated in Fig. 9. Simulation results 
are given in Figs. 16 and 17.  
Fig. 16 shows the current, voltage and absorbed energy of 
the bridge-type BMB. It can be observed that the fault current 
is blocked within 3 ms and that the maximum fault current is 
≈2.6 kA only. The voltage across the BMB reaches 750 kV 
after the fault is blocked. This value is determined by the 
rating of the surge arrester (selected to 1.5 times the system 
rating, i.e. 750 kV). The absorbed energy is ≈3000 kJ. 
Fig. 17 shows the currents of the LCSs and voltages of 
different UFDs and dc nodes. Before the fault, current flows 
through LSCA1 and LCSA2 only, while LSCB1 and LSCB2 are 
open. After fault detection, LSCA1 and LCSA2 immediately 
open for current commutation and, hence, their currents drop 
to zero. LSCB1 and LSCB2 close simultaneously and, as a result, 
fault current flows through them. At 5.003 s, the fault current 
is blocked by the BMB, but LSCB1 and LSCB2 remain closed to 
allow current flow between healthy circuits. The opened UFDs 
(UFDA1 and UFDA2) withstand almost the same voltage across 
the BMB as they are in parallel, while the voltage across 
opened LCSs is negligible. The closed UFDs (UFDB1 and 
UFDB2) have zero voltage across them. Since the fault occurs 
at N0, its voltage (UN0) drops to zero directly. The voltages at 
N1 (UN1) and N2 (UN2) will also drop due to the discharging of 
the capacitive component within dc overhead lines. However, 
once the fault is blocked, UN1 and UN2 will start to recover and 
the remainder healthy circuits can operate normally.  
As it can be seen from the simulation results presented in 
this section, the system is well-protected by using MF-ICBs.   
C.  Isolating a DC Line Fault at N1 and N2   
To further assess the performance of the MF-ICB, solid 
faults at nodes N1 and N2 where dc lines are connected are 
simulated in this section. The fault is applied at 5 s into the 
simulation for each test.  
Figs. 18 and 19 show that the MF-ICB can successfully 
block a fault at N1. The BMB within the MF-ICB opens at 
around 2.5 ms to reduce the magnitude of fault current from −6 kA to zero. An energy of 6000 kJ is absorbed by the surge 
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arrester during this period. The magnitude of the voltage 
across the BMB is 750 kV—determined by the rating of the 
surge arrester.  
LCSA1 is fully open after fault detection (5.0005 s) and 
LCSB2 remains in an open state. This way, their currents are 
zero while the fault current is fully commutated to the BMB. 
Following current commutation, the current at LSCB1 is the 
same as the current at the BMB. After the BMB blocks the 
fault current, the current of LSCB1 also drops to zero. A current 
still flows between nodes N1 and N2 through LSCA2 during this 
fault event. The voltage magnitude across the opened UFDs 
(UFDA1 and UFDB2) is around 750 kV, which is similar to the 
voltage across the BMB.  
Fig. 19 also shows the voltages at different nodes within the 
network. After the fault happens, the voltage at the faulty node 
N1 remains at zero. The voltages at N2 and N0 drop during the 
fault, but they return to pre-fault values after the fault is 
blocked. The voltage oscillation at N0 is mitigated by the 
converter as it is in voltage droop control; however, the 
oscillation exhibited at N2 is larger.   
 
Fig. 18. Current, voltage and energy for the bridge-type BMB (fault at N1). 
 
Fig. 19. LCS current, UFD and node voltage (fault at N1). 
An additional test is conducted but with a dc line fault 
applied at N2 instead. Simulation results are given in Figs. 20 
and 21. As it can be observed, the MF-ICB can also block the 
fault within 3 ms. The magnitude of the peak fault current is 4 
kA, with an absorbed energy of around 4000 kJ.  
During the fault blocking procedure, LCSA2 and LCSB1 are 
in a fully open state, followed by the opening of their UFDs. 
Hence, currents at LCSA2 and LCSB1 are zero. The fault current 
is then commutated to the BMB and LCSB2 (BMB and LCSB2 
are in series after current commutation). After the BMB 
blocks the fault, the fault current drops to zero. Current keeps 
flowing between heathy nodes (N0 and N1) through LCSA1. 
After the fault is blocked by the BMB, the magnitude of the 
voltages across both the BMB and the opened UFDs are both 
750 kV. The remaining healthy circuits start to recover and 
voltages at N0 and N1 return back to around 500 kV.   
 
Fig. 20. Current, voltage and energy for the bridge-type BMB (fault at N2). 
 
Fig. 21. LCS current, UFD and node voltage (fault at N2). 
D.  Considerations Towards Prototype Development 
Although the feasibility of the MF-ICB concept has been 
verified through simulation studies, significant efforts are still 
required towards the practical deployment of the presented 
solution. A way to facilitate this process is by assessing the 
performance of a real MF-ICB prototype. Tests embedding the 
device in a real dc grid, even at scaled-down ratings, would 
provide more detailed practical insight into the voltage and 
current dynamics of each component of the MF-ICB during 
breaking operations and current flow regulation.  
Extra considerations related to the components’ reliability, 
electromagnetic compatibility and mechanical enclosure 
would be required during the development of a real prototype. 
The design process would also give additional insight into 
associated components, such as driving circuits for IGBTs and 
control units. Although building an MF-ICB prototype would 
be highly desirable, this is a very challenging task which falls 
out of the scope of this paper; however, laboratory-scale MF-
ICB devices should be built in the future to experimentally 
validate the work here presented.   
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VI.  CONCLUSION 
An innovative DCCB that provides dc protection and current 
regulation while reducing the semiconductor switch component 
count has been presented in this paper. For completeness, their 
control structure and a mathematical analysis is presented. 
Under regular operating conditions, the MF-ICB regulates dc 
currents using its CFC-LCS modules. Effective current 
regulation is achieved by alternating between buck and boost 
modes of operation of the CFC-LCS modules.  
Following a dc fault event, the MF-ICB will temporarily stop 
current flow regulation and act to block a dc fault. The fault will 
be blocked within milliseconds and the currents in healthy 
circuits will not be interrupted even at the occurrence of a bus 
fault. The CFC function can be then recovered after fault 
isolation. The operating sequences for isolating a dc fault at 
different locations have been established. The design of an MF-
ICB in terms of rating is informed with a mathematical analysis.   
The use of MF-ICBs could be beneficial to a dc grid as it 
significantly reduces the amount of IGBTs when compared to a 
conventional solution based on separate HCBs and CFCs. 
Hence, the total cost for dc grid protection would be also 
decreased as a result. It is shown that the reduction in cost 
dramatically increases as the number of nodes and controlled dc 
lines increases. A cost sensitivity analysis has been carried out 
considering different prices for UFDs and diodes. This exercise 
further demonstrates the potential of the MF-ICB device.  
The presented MF-ICB has been further studied through 
time-domain simulations where a three-terminal meshed dc grid 
is employed as a test system. Simulation results show that an 
MF-ICB can effectively regulate dc line current to different 
values in non-fault conditions. Current flow can be also 
reversed. Following a dc fault, the MF-ICB can isolate it to 
protect the reminder healthy circuits.  
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